loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fifth IEEE Symposium on Computers and Communications (ISCC 2000)
Design and Implementation of an ABR Server in a Shared-Bus ATM Switch
Antibes, France
July 04-July 06
ISBN: 0-7695-0722-0
E. Zervanos, National Technical University of Athens
G. Stassinopoulos, National Technical University of Athens
This paper concerns the design and development of an Available Bit Rate (ABR) server as part of an Asynchronous Transfer Mode (ATM) switch. The overall implementation is based on a shared medium switching architecture, a Time Division Multiplexed (TDM) bus, providing both modularity and high reliability. The paper focalizes on hardware architecture of the entire system and presents its basic software architecture.
Index Terms:
Networks, ATM, ABR, Switching
Citation:
E. Zervanos, G. Stassinopoulos, "Design and Implementation of an ABR Server in a Shared-Bus ATM Switch," iscc, pp.366, Fifth IEEE Symposium on Computers and Communications (ISCC 2000), 2000
Usage of this product signifies your acceptance of the Terms of Use.