loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
32nd Annual International Symposium on Computer Architecture (ISCA'05)
Virtualizing Transactional Memory
Madison, Wisconsin
June 04-June 08
ISBN: 0-7695-2270-X
Ravi Rajwar, Intel Corporation
Maurice Herlihy, Brown University
Konrad Lai, Intel Corporation

Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, so researchers have considered non-blocking transactions as an alternative. Recent hardware proposals have demonstrated how transactions can achieve high performance while not suffering limitations of lock-based mechanisms.

However, current hardware proposals require programmers to be aware of platform-specific resource limitations such as buffer sizes, scheduling quanta, as well as events such as page faults, and process migrations. If the transactional model is to gain wide acceptance, hardware support for transactions must be virtualized to hide these limitations in much the same way that virtual memory shields the programmer from platform-specific limitations of physical memory.

This paper proposes Virtual Transactional Memory (VTM), a user-transparent system that shields the programmer from various platform-specific resource limitations. VTM maintains the performance advantage of hardware transactions, incurs low overhead in time, and has modest costs in hardware support. While many system-level challenges remain, VTM takes a step toward making transactional models more widely acceptable.

Citation:
Ravi Rajwar, Maurice Herlihy, Konrad Lai, "Virtualizing Transactional Memory," isca, pp.494-505, 32nd Annual International Symposium on Computer Architecture (ISCA'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.