Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02) A Scan-Bist Environment for Testing Embedded Memories Isle of Bendor, France July 08-July 10 ISBN: 0-7695-1641-6
This paper presents a new IEEE 1149.1 compatible architecture as an intermediate environment for testing embedded memories. A BIST structure and a boundary scan are used for testing various memory configurations for programmability as well as improved controllability and observability. Its novelty is that features such as modularity, scalability with word size and adaptability to different memory configurations and testing requirements, are accomplished at relative ease. In the boundary scan, user-defined test modes are utilized so that basic modications to the elements of a seed algorithm can be generated very efficiently.
Citation:
F. Karimi, F. Lombardi, "A Scan-Bist Environment for Testing Embedded Memories," ioltw, pp.211, Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02), 2002 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||