loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02)
Analysis of SEU Effects in a Pipelined Processor
Isle of Bendor, France
July 08-July 10
ISBN: 0-7695-1641-6
M. Rebaudengo, Politecnico di Torino
M. Sonza Reorda, Politecnico di Torino
M. Violante, Politecnico di Torino
Modern processors embed features such as pipelined execution units and cache memories that can hardly be controlled by programmers through the processor instruction set. As a result, software-based fault injection approaches are no longer suitable for assessing the effects of SEUs in modern processors, since they are not able to evaluate the effects of SEUs affecting pipelines and caches. In this paper we report an analysis of a commercial processor core where the effects of SEUs located in the processor pipeline and cache memories are studied. Moreover, the obtained results are compared with those software-based approaches provide. Experimental results show that software-based approaches may lead to errors during the failure rate estimation of up to 400%.
Citation:
M. Rebaudengo, M. Sonza Reorda, M. Violante, "Analysis of SEU Effects in a Pipelined Processor," ioltw, pp.112, Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.