loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Seventh International On-Line Testing Workshop
Automatic Insertion of Fault-Tolerant Structures at the RT Level
Taormina, Italy
July 09-July 11
ISBN: 0-7695-1290-9
Luis Entrena, Universidad Carlos III de Madrid
Celia López, Universidad Carlos III de Madrid
Emilio Olías, Universidad Carlos III de Madrid
Abstract: Historically, there has been a lack of CAD tools for the design of on-line testable circuits. As a consequence, the design of on-line testable circuits is currently being made manually to a large extent. In this paper we propose a new tool for the automatic insertion of fault-tolerant structures in an HDL synthesizable description of the design. With this tool, a fault-tolerant version of the design can be automatically produced according to the user specifications. The resulting fault-tolerant design is also described in an HDL and can be simulated and synthesized with commercial tools. Examples are shown to demonstrate the capabilities of this approach.
Citation:
Luis Entrena, Celia López, Emilio Olías, "Automatic Insertion of Fault-Tolerant Structures at the RT Level," ioltw, pp.0048, Seventh International On-Line Testing Workshop, 2001
Usage of this product signifies your acceptance of the Terms of Use.