6th IEEE International On-Line Testing Workshop (IOLTW) Evaluating the Effectiveness of a Software Fault-Tolerance Technique on RISC- and CISC-Based Architectures Palma de Mallorca, Spain July 03-July 05 ISBN: 0-7695-0646-1
This paper deals with a method able to provide a mi-coprocessor-based system with safety capabilities by modifying the source code of the executed application, only. The method exploits a set of transformations, which can automatically be applied, thus greatly reducing the cost of designing a safe system, and increasing the confidence in its correctness. Fault Injection experiments have been performed on a sample application using two different systems based on CISC and RISC processors. Results demonstrate that the method effectiveness is rather independent on the adopted platform.
Index Terms:
Software Fault-Tolerance, Fault Injection
Citation:
M. Rebaudengo, M. Sonza Reorda, M. Violante, P. Cheynet, B. Nicolescu, R. Velazco, "Evaluating the Effectiveness of a Software Fault-Tolerance Technique on RISC- and CISC-Based Architectures," ioltw, pp.17, 6th IEEE International On-Line Testing Workshop (IOLTW), 2000 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||