A Fault Injection Tool for SRAM-based FPGAs

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by M. Alderighi Articles by S. D'Angelo Articles by M. Mancini Articles by G. R. Sechi

9th IEEE International On-Line Testing Symposium

Kos Island, Greece

July 07-July 09

ISBN: 0-7695-1968-7

	ASCII Text	x
	M. Alderighi, S. D'Angelo, M. Mancini, G. R. Sechi, "A Fault Injection Tool for SRAM-based FPGAs," IEEE International On-Line Testing Symposium, pp. 129, 9th IEEE International On-Line Testing Symposium, 2003.

	BibTex	x
	@article{ 10.1109/OLT.2003.1214379, author = {M. Alderighi and S. D'Angelo and M. Mancini and G. R. Sechi}, title = {A Fault Injection Tool for SRAM-based FPGAs}, journal ={IEEE International On-Line Testing Symposium}, volume = {0}, year = {2003}, isbn = {0-7695-1968-7}, pages = {129}, doi = {http://doi.ieeecomputersociety.org/10.1109/OLT.2003.1214379}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - IEEE International On-Line Testing Symposium TI - A Fault Injection Tool for SRAM-based FPGAs SN - 0-7695-1968-7 SP EP A1 - M. Alderighi, A1 - S. D'Angelo, A1 - M. Mancini, A1 - G. R. Sechi, PY - 2003 KW - null VL - 0 JA - IEEE International On-Line Testing Symposium ER -

M. Alderighi, Istituto di Astrofisica Spaziale e Fisica Cosmica

S. D'Angelo, Istituto di Astrofisica Spaziale e Fisica Cosmica

M. Mancini, Istituto di Astrofisica Spaziale e Fisica Cosmica

G. R. Sechi, Istituto di Astrofisica Spaziale e Fisica Cosmica

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/OLT.2003.1214379

A fault injection tool for SRAM-based FPGAs based on the fault emulation technique is presented. Faults are injected by modifying the configuration bitstream while this is loaded into the device, without using standard synthesis tools or available commercial software, such as Jbits or similar. This makes our tool independent of the system used for design development and allows a quick fault injection. Also, any device configuration cell can be accessed and this permits to study the effects of possible contentions or shorts, which cannot be analyzed using commercial tools. An example of the use of the tool is described.

Citation:

M. Alderighi, S. D'Angelo, M. Mancini, G. R. Sechi, "A Fault Injection Tool for SRAM-based FPGAs," iolts, pp.129, 9th IEEE International On-Line Testing Symposium, 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.