loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE-INNS-ENNS International Joint Conference on Neural Networks (IJCNN'00)-Volume 4
NESP2: a Low Power Analog NEural Signal Processor with Analog Weight Storage
Como, Italy
July 24-July 27
ISBN: 0-7695-0619-4
Mario Costa, Politecnico di Torino
Davide Palmisano, Politecnico di Torino
Eros Pasero, Politecnico di Torino
Analog Artificial Neural Networks (ANNs) could be the core of an “intelligent” signal processor, with the today used digital processing replaced by a raw “data driven” methodology. Characteristic of this approach is: analog input/output: signals do not need A/D and D/A converters; speed: an analog system can be faster than a digital or a mixed-mode one; effectiveness: ANNs already demonstrated their power in many applications; low power: analog circuits can save power. NEPS2 is a NEural Signal Processor, which offers the above characteristics and is based on a traditional, available and not expensive double poly-silicon double metal commercial VLSI process.
Citation:
Mario Costa, Davide Palmisano, Eros Pasero, "NESP2: a Low Power Analog NEural Signal Processor with Analog Weight Storage," ijcnn, vol. 4, pp.4051, IEEE-INNS-ENNS International Joint Conference on Neural Networks (IJCNN'00)-Volume 4, 2000
Usage of this product signifies your acceptance of the Terms of Use.