loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2003 International Conference on Parallel Processing (ICPP'03)
Procedural Level Address Offset Assignment of DSP Applications with Loops
Kaohsiung, Taiwan
October 06-October 09
ISBN: 0-7695-2017-0
Youtao Zhang, The University of Texas at Dallas
Jun Yang, The University of California at Riverside
Automatic optimization of address offset assignment for DSP applications, which reduces the number of address arithmetic instructions to meet the tight memory size restrictions and performance requirements, received a lot of attention in recent years. However, most of current research focuses at the basic block level and does not distinguish different program structures, especially loops. Moreover, the effectiveness of modify register (MR) is not fully exploited since it is used only in the post optimization step.
In this paper, a novel address offset assignment approach is proposed at the procedural level. The MR is effectively used in the address assignment for loop structures. By taking advantage of MR, variables accessed in sequence within a loop are assigned to memory words of equal distances. Both static and dynamic addressing instruction counts are greatly reduced. For DSPSTONE benchmarks and on average, 9.9%, 17.1% and 21.8% improvements are achieved over address offset assignment [4] together with MR optimization when there is 1, 2 and 4 address registers respectively.
Citation:
Youtao Zhang, Jun Yang, "Procedural Level Address Offset Assignment of DSP Applications with Loops," icpp, pp.21, 2003 International Conference on Parallel Processing (ICPP'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.