loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2004 IEEE International Conference on Computer Design (ICCD'04)
Static Transition Probability Analysis Under Uncertainty
San Jose, CA
October 11-October 13
ISBN: 0-7695-2231-9
Siddharth Garg, Indian Institute of Technology-Madras
Siddharth Tata, Indian Institute of Technology-Madras
Ravishankar Arunachalam, Indian Institute of Technology-Madras
Deterministic gate delay models have been widely used to find the transition probabilities at the nodes of a circuit for calculating the power dissipation. However, with progressive scaling down of feature sizes, the variations in process parameters increase, thereby increasing the uncertainty in gate delay. In this work, we propose a novel non-simulative scheme to compute the transition probability waveforms (TPWs) in a single pass of the circuit for continuous gate delay distributions. These TPWs are continuous functions of time as opposed to the deterministic delay case where transitions are constrained to occur at discrete time points. The TPWs are then used to calculate the dynamic power dissipation in a circuit. We show that the corresponding power estimates obtained from deterministic delay models can be off by as much as 75%. Our method has an average error of only 6% and a speed up of 232 x when compared to logic simulations. Another important application of our TPWs is in the area of crosstalk noise where the likelihood of signals switching within a certain timing window is required.
Citation:
Siddharth Garg, Siddharth Tata, Ravishankar Arunachalam, "Static Transition Probability Analysis Under Uncertainty," iccd, pp.380-386, 2004 IEEE International Conference on Computer Design (ICCD'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.