loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2004 IEEE International Conference on Computer Design (ICCD'04)
On Undetectable Faults in Partial Scan Circuits Using Transparent-Scan
San Jose, CA
October 11-October 13
ISBN: 0-7695-2231-9
Irith Pomeranz, Purdue University, W. Lafayette, IN
Sudhakar M. Reddy, University of Iowa, Iowa City
We study the undetectable faults in partial scan circuits under a test application scheme referred to as transparent-scan. The transparent-scan approach allows very aggressive test compaction compared to other approaches. We demonstrate that, unlike other approaches that provide high levels of test compaction for partial scan circuits, this approach does not increase the number of undetectable faults. We also discuss the monotonicity of the number of undetectable faults with increased levels of scan.
Citation:
Irith Pomeranz, Sudhakar M. Reddy, "On Undetectable Faults in Partial Scan Circuits Using Transparent-Scan," iccd, pp.82-84, 2004 IEEE International Conference on Computer Design (ICCD'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.