A Mixed-Mode Delay-Locked-Loop Architecture

	This Article
	Subscribers, please Login Purchase article: $19 PDF RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Daniel Eckerbert Articles by Lars "J." Svensson Articles by Per Larsson-Edefors

2003 IEEE International Conference on Computer Design (ICCD'03)

San Jose, California

October 13-October 15

ISBN: 0-7695-2025-1

	ASCII Text	x
	Daniel Eckerbert, Lars "J." Svensson, Per Larsson-Edefors, "A Mixed-Mode Delay-Locked-Loop Architecture," Computer Design, International Conference on, pp. 261, 2003 IEEE International Conference on Computer Design (ICCD'03), 2003.

	BibTex	x
	@article{ 10.1109/ICCD.2003.1240904, author = {Daniel Eckerbert and Lars "J." Svensson and Per Larsson-Edefors}, title = {A Mixed-Mode Delay-Locked-Loop Architecture}, journal ={Computer Design, International Conference on}, volume = {0}, year = {2003}, issn = {1063-6404}, pages = {261}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.1240904}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Design, International Conference on TI - A Mixed-Mode Delay-Locked-Loop Architecture SN - 1063-6404 SP EP A1 - Daniel Eckerbert, A1 - Lars "J." Svensson, A1 - Per Larsson-Edefors, PY - 2003 KW - null VL - 0 JA - Computer Design, International Conference on ER -

Daniel Eckerbert, Chalmers University of Technology, Sweden

Lars "J." Svensson, Chalmers University of Technology, Sweden

Per Larsson-Edefors, Chalmers University of Technology, Sweden

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.1240904

We present a mixed-mode delay-locked loop (DLL) architecture intended for multiple-phase clock generation. In contrast to analog DLLs, the proposed architecture allows for clock-gating; moreover, circuit simulations indicate that its performance (in terms of maximum frequency, frequency range, and low-speed power dissipation) is superior to that of a previously-reported, purely digital DLL.

Citation:

Daniel Eckerbert, Lars "J." Svensson, Per Larsson-Edefors, "A Mixed-Mode Delay-Locked-Loop Architecture," iccd, pp.261, 2003 IEEE International Conference on Computer Design (ICCD'03), 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.