A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor

I
ICCD
2003
2003 IEEE International Conference on Computer Design (ICCD'03)
Abstract - A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Noriyuki Ito Articles by Hiroaki Komatsu Articles by Yoshiyasu Tanamura Articles by Ryoichi Yamashita Articles by Hiroyuki Sugiyama Articles by Yaroku Sugiyama Articles by Hirofumi Hamamura

2003 IEEE International Conference on Computer Design (ICCD'03)

San Jose, California

October 13-October 15

ISBN: 0-7695-2025-1

	ASCII Text	x
	Noriyuki Ito, Hiroaki Komatsu, Yoshiyasu Tanamura, Ryoichi Yamashita, Hiroyuki Sugiyama, Yaroku Sugiyama, Hirofumi Hamamura, "A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor," Computer Design, International Conference on, pp. 204, 2003 IEEE International Conference on Computer Design (ICCD'03), 2003.

	BibTex	x
	@article{ 10.1109/ICCD.2003.1240896, author = {Noriyuki Ito and Hiroaki Komatsu and Yoshiyasu Tanamura and Ryoichi Yamashita and Hiroyuki Sugiyama and Yaroku Sugiyama and Hirofumi Hamamura}, title = {A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor}, journal ={Computer Design, International Conference on}, volume = {0}, year = {2003}, issn = {1063-6404}, pages = {204}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.1240896}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Design, International Conference on TI - A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor SN - 1063-6404 SP EP A1 - Noriyuki Ito, A1 - Hiroaki Komatsu, A1 - Yoshiyasu Tanamura, A1 - Ryoichi Yamashita, A1 - Hiroyuki Sugiyama, A1 - Yaroku Sugiyama, A1 - Hirofumi Hamamura, PY - 2003 KW - null VL - 0 JA - Computer Design, International Conference on ER -

Noriyuki Ito, Fujitsu Limited, Japan

Hiroaki Komatsu, Fujitsu Limited, Japan

Yoshiyasu Tanamura, Fujitsu Limited, Japan

Ryoichi Yamashita, Fujitsu Limited, Japan

Hiroyuki Sugiyama, Fujitsu Limited, Japan

Yaroku Sugiyama, Fujitsu Limited, Japan

Hirofumi Hamamura, Fujitsu Limited, Japan

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2003.1240896

We present a physical design methodology that was applied to the design of Fujitsu 1.3GHz SPARC64 microprocessor. A tool-set called GigaGate was developed based on this methodology. The goal of GigaGate is to support the design team to complete the high-performance microprocessor design on schedule.

Citation:

Noriyuki Ito, Hiroaki Komatsu, Yoshiyasu Tanamura, Ryoichi Yamashita, Hiroyuki Sugiyama, Yaroku Sugiyama, Hirofumi Hamamura, "A Physical Design Methodology for 1.3GHz SPARC64 Microprocessor," iccd, pp.204, 2003 IEEE International Conference on Computer Design (ICCD'03), 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.