loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2002 IEEE International Conference on Computer Design (ICCD'02)
Speculative Trace Scheduling in VLIW Processors
Freiburg, Germany
September 16-September 18
ISBN: 0-7695-1700-5
Manvi Agarwal, Indian Institute of Science at Bangalore
S. K. Nandy, Indian Institute of Science at Bangalore
J.v. Eijndhoven, Philips Research Laboratories
S. Balakrishnan, Philips Research Laboratories
VLIW processors are statically scheduled processors and their performance depends on the quality of schedules generated by the compiler?s scheduler. We propose a new scheduling scheme where the application is first divided into decision trees and then further split into traces. Traces are speculatively scheduled on the processor based on their probability of execution. We have developed a tool "SpliTree" to generate traces automatically. Using dynamic branch prediction for scheduling traces our scheme achieves approximately 1.4x performance improvement over that using decision trees for Spec92 benchmarks simulated on TriMedia™.
Citation:
Manvi Agarwal, S. K. Nandy, J.v. Eijndhoven, S. Balakrishnan, "Speculative Trace Scheduling in VLIW Processors," iccd, pp.408, 2002 IEEE International Conference on Computer Design (ICCD'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.