loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2002 IEEE International Conference on Computer Design (ICCD'02)
Performance Enhancements to the Active Memory System
Freiburg, Germany
September 16-September 18
ISBN: 0-7695-1700-5
Witawas Srisa-an, University of Nebraska at Lincoln
Chia-Tien Dan Lo, University of Texas at San Antonio
J. Morris Chang, Iowa State University
The Active Memory System — a garbage collected memory module was introduced as a way to provide hardware support for garbage collection in embedded systems. The major component in the design was the Active Memory Processor (AMP) that utilized a set of bit-maps and combinational circuit to perform mark-sweep garbage collection. The design can achieve constant time for both allocation and sweeping. In this paper, two enhancements are made to the design of AMP so that it can perform one-bit reference counting that postpones the need to perform garbage collection. Moreover, a caching mechanism is also introduced to reduce the hardware cost of the design. The experimental results show that the proposed modification can reduce the number of garbage collection invocation by 76%. The speed-up in marking time can be as much as 5.81. With the caching mechanism, the hardware cost can be as small as 27 K gates and 6KB of SRAM.
Index Terms:
Java, embedded system, garbage collection, reference counting, hardware support
Citation:
Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang, "Performance Enhancements to the Active Memory System," iccd, pp.249, 2002 IEEE International Conference on Computer Design (ICCD'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.