loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 IEEE International Conference on Computer Design (ICCD'99)
Decomposition of Finite State Machines for Area, Delay Minimization
Austin, Texas
October 10-October 13
ISBN: 0-7695-0406-X
Rupesh S. Shelar, Silicon Automation Systems Limited
Madhav P. Desai, Indian Institute of Technology at Bombay.
H. Narayanan, Indian Institute of Technology at Bombay.
In this paper, we consider the state assignment problem as that of the decomposition of finite state machines and transform this decomposition problem into an orthogonal partitioning problem with a certain cost functionWe attempt to justify this cost function in two ways, first by using an idealized model of multi-level logic implementation, and second by empirical studies of a particular benchmark circuit.We describe a greedy algorithm to minimize this cost function. We present results obtained by running the algorithm on a set of 16 MCNC benchmarks. We compare these results with other state assignment techniques such as JEDI and NOVA. For multilevel implementations of the benchmark state machines, we find that the implementations obtained after using JEDI were, on average, 8.52% larger in area and 81.87% slower in delay than the implementations obtained using our approach.The implementations obtained after using NOVA were, on average, 4.40% larger in area and 104.96% slower in delay when compared with implementations obtained using our approach. Our scheme has the potential to serve as an alternative to conventional state assignment tools since we observe that it produces good results for larger finite state machines.
Index Terms:
State Assignment, Decomposition, Finite State Machines, Orthogonal Partitioning, Area Minimization
Citation:
Rupesh S. Shelar, Madhav P. Desai, H. Narayanan, "Decomposition of Finite State Machines for Area, Delay Minimization," iccd, pp.620, 1999 IEEE International Conference on Computer Design (ICCD'99), 1999
Usage of this product signifies your acceptance of the Terms of Use.