Clock distribution is an important issue in digital design. Engineers want to distribute a square-wave with low skew and fast transition times across very wide chips. And they want to do so, wasting as little power as possible. This paper describes a new clock distribution technique utilizing resonant transmission lines that not only reduces clock skew and transition times, but also reduces power consumption by up to an order of magnitude over standard clock drivers.