Performance Driven Optimization of Network Length in Physical Placement

I
ICCD
1999
1999 IEEE International Conference on Computer Design (ICCD'99)
Abstract - Performance Driven Optimization of Network Length in Physical Placement

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Wilm Donath Articles by Prabhakar Kudva Articles by Lakshmi Reddy

1999 IEEE International Conference on Computer Design (ICCD'99)

Austin, Texas

October 10-October 13

ISBN: 0-7695-0406-X

	ASCII Text	x
	Wilm Donath, Prabhakar Kudva, Lakshmi Reddy, "Performance Driven Optimization of Network Length in Physical Placement," Computer Design, International Conference on, pp. 258, 1999 IEEE International Conference on Computer Design (ICCD'99), 1999.

	BibTex	x
	@article{ 10.1109/ICCD.1999.808434, author = {Wilm Donath and Prabhakar Kudva and Lakshmi Reddy}, title = {Performance Driven Optimization of Network Length in Physical Placement}, journal ={Computer Design, International Conference on}, volume = {0}, year = {1999}, issn = {1063-6404}, pages = {258}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICCD.1999.808434}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Design, International Conference on TI - Performance Driven Optimization of Network Length in Physical Placement SN - 1063-6404 SP EP A1 - Wilm Donath, A1 - Prabhakar Kudva, A1 - Lakshmi Reddy, PY - 1999 VL - 0 JA - Computer Design, International Conference on ER -

Wilm Donath, IBM T.J Watson Research Center

Prabhakar Kudva, IBM T.J Watson Research Center

Lakshmi Reddy, IBM Server Division

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.1999.808434

A novel technique to significantly improve the performance of a design by the movement of sets of gates during or after timing driven placement is proposed. A method to identify optimal set of circuit(gate) movements to enhance timing is presented. Experimental results with a min-cut placement tool indicate that the proposed approach of direct manipulation of circuit locations, significantly improves the timing of large partitions of a chip.

Citation:

Wilm Donath, Prabhakar Kudva, Lakshmi Reddy, "Performance Driven Optimization of Network Length in Physical Placement," iccd, pp.258, 1999 IEEE International Conference on Computer Design (ICCD'99), 1999

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.