DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control

H
HPCA
2001
Seventh International Symposium on High-Performance Computer Architecture (HPCA'01)
Abstract - DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by V. Delaluz Articles by M. Kandemir Articles by N. Vijaykrishnan Articles by A. Sivasubramaniam Articles by and M.J. Irwin

Seventh International Symposium on High-Performance Computer Architecture (HPCA'01)

Nuevo Leone, Mexico

January 20-January 24

ISBN: 0-7695-1019-1

	ASCII Text	x
	V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M.J. Irwin, "DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control," High-Performance Computer Architecture, International Symposium on, pp. 0159, Seventh International Symposium on High-Performance Computer Architecture (HPCA'01), 2001.

	BibTex	x
	@article{ 10.1109/HPCA.2001.903260, author = {V. Delaluz and M. Kandemir and N. Vijaykrishnan and A. Sivasubramaniam and and M.J. Irwin}, title = {DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control}, journal ={High-Performance Computer Architecture, International Symposium on}, volume = {0}, year = {2001}, isbn = {0-7695-1019-1}, pages = {0159}, doi = {http://doi.ieeecomputersociety.org/10.1109/HPCA.2001.903260}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - High-Performance Computer Architecture, International Symposium on TI - DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control SN - 0-7695-1019-1 SP EP A1 - V. Delaluz, A1 - M. Kandemir, A1 - N. Vijaykrishnan, A1 - A. Sivasubramaniam, A1 - and M.J. Irwin, PY - 2001 KW - Memory Architecture KW - Low Power KW - Low Power Compilation KW - Software-Directed Energy Management VL - 0 JA - High-Performance Computer Architecture, International Symposium on ER -

V. Delaluz, Pennsylvania State University

M. Kandemir, Pennsylvania State University

N. Vijaykrishnan, Pennsylvania State University

A. Sivasubramaniam, Pennsylvania State University

and M.J. Irwin, Pennsylvania State University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/HPCA.2001.903260

Abstract: While there have been several studies and proposals for energy conservation for CPUs and peripherals, energy optimization techniques for selective operating mode control of DRAMs have not been fully explored. It has been shown that as much as 90% of overall system energy (excluding I/O) is consumed by the DRAM modules, serving as a good candidate for energy optimizations. Further, DRAM technology has also matured to provide several low energy operating modes (power modes), making it an opportunistic moment to conduct studies exploring the potential benefits of mode control techniques. This paper conducts an in-depth investigation of software and hardware techniques to avail of the DRAM mode control capabilities at a module granularity for energy savings.

Index Terms:

Memory Architecture, Low Power, Low Power Compilation, Software-Directed Energy Management

Citation:

V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M.J. Irwin, "DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control," hpca, pp.0159, Seventh International Symposium on High-Performance Computer Architecture (HPCA'01), 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.