Integration of Formal Specification into the Standard ASIC Design Flow

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Werner Haas Articles by Stefan Gossens Articles by Ulrich Heinkel

7th IEEE International Symposium on High Assurance Systems Engineering (HASE'02)

Tokyo, Japan

October 23-October 25

ISBN: 0-7695-1769-2

	ASCII Text	x
	Werner Haas, Stefan Gossens, Ulrich Heinkel, "Integration of Formal Specification into the Standard ASIC Design Flow," High-Assurance Systems Engineering, IEEE International Symposium on, pp. 189, 7th IEEE International Symposium on High Assurance Systems Engineering (HASE'02), 2002.

	BibTex	x
	@article{ 10.1109/HASE.2002.1173122, author = {Werner Haas and Stefan Gossens and Ulrich Heinkel}, title = {Integration of Formal Specification into the Standard ASIC Design Flow}, journal ={High-Assurance Systems Engineering, IEEE International Symposium on}, volume = {0}, year = {2002}, issn = {1530-2059}, pages = {189}, doi = {http://doi.ieeecomputersociety.org/10.1109/HASE.2002.1173122}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - High-Assurance Systems Engineering, IEEE International Symposium on TI - Integration of Formal Specification into the Standard ASIC Design Flow SN - 1530-2059 SP EP A1 - Werner Haas, A1 - Stefan Gossens, A1 - Ulrich Heinkel, PY - 2002 KW - null VL - 0 JA - High-Assurance Systems Engineering, IEEE International Symposium on ER -

Werner Haas, University of Erlangen-Nuremberg

Stefan Gossens, University of Erlangen-Nuremberg

Ulrich Heinkel, Lucent Technologies

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/HASE.2002.1173122

This paper presents our approach to leverage formal methods in an industrial design environment by closing the gap between the specification and design phases. We achieve this goal by deriving behavioural VHDL models from a formal system specification in tabular form that is easily accessible to mathematical analysis.

Citation:

Werner Haas, Stefan Gossens, Ulrich Heinkel, "Integration of Formal Specification into the Standard ASIC Design Flow," hase, pp.189, 7th IEEE International Symposium on High Assurance Systems Engineering (HASE'02), 2002

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.