loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ninth Great Lakes Symposium on VLSI
A Fully Pipelined, 700MBytes/s DES Encryption Core
Ann Arbor, Michigan
March 04-March 06
ISBN: 0-7695-0104-4
Ihn Kim, University of Southern California
Craig S. Steele, University of Southern California
Jefferey G. Koller, University of Southern California
Fully-pipelined, 56-bit DES de/encryption and authentication at memory-bus bandwidths is now feasible. We describe a custom, 7 square mm, 120mW core in 4- metal 0.35mm CMOS. Performance allows on-the-fly encryption of 64-bit, 66MHz PCI traffic, and hence typical network traffic. FPGA, synthesized, and 3-metal versions are compared.
Citation:
Ihn Kim, Craig S. Steele, Jefferey G. Koller, "A Fully Pipelined, 700MBytes/s DES Encryption Core," glsvlsi, pp.386, Ninth Great Lakes Symposium on VLSI, 1999
Usage of this product signifies your acceptance of the Terms of Use.