Ninth Great Lakes Symposium on VLSI
Low Power Design of an Acoustic Echo Canceller Gmdf a Algorithm on Dedicated VLSI Architectures
Ann Arbor, Michigan
March 04-March 06
ISBN: 0-7695-0104-4
The acoustic echo cancellation with adaptive filters is a computationally intensive problem that needs real time cost effective solutions for embedded systems. Low Power optimized signal processing architectures are likely to provide such solutions in the future. In this paper, we present different real-time optimized architectures of the popular Gmdf a algorithm, obtained by a HLS CAD tool providing trade-off between area and power dissipation.
Citation:
S. Gailhard, N. Julien, A. Baganne, E. Martin, "Low Power Design of an Acoustic Echo Canceller Gmdf a Algorithm on Dedicated VLSI Architectures," glsvlsi, pp.334, Ninth Great Lakes Symposium on VLSI, 1999