Ninth Great Lakes Symposium on VLSI An all Digital BiCMOS Phase Lock Loop for VLSI Processors Ann Arbor, Michigan March 04-March 06 ISBN: 0-7695-0104-4
A BiCMOS all digital phase lock loop is described. This design is suitable for applications such as clock recovegi and frequency synthesis in VLSI processors where thermal stability is an important factor. The main block qf the design consists of a digitally controlled oscillator with wide frequent, range & high thermal stabiliv compared to CMOS design. Improved BiCMOS adder/subtracter was also implemented to reduce worst-case propagation de&time. A small test chip was fabricated using MOSIS Orbit 2,~nn low-cost analog CMOS process technology that provides lateral NPN bipolar device option.
Citation:
Lim Chu Aun, S.M. Rezaul Hasan, "An all Digital BiCMOS Phase Lock Loop for VLSI Processors," glsvlsi, pp.318, Ninth Great Lakes Symposium on VLSI, 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||