Ninth Great Lakes Symposium on VLSI NMOS Energy Recovery Logic Ann Arbor, Michigan March 04-March 06 ISBN: 0-7695-0104-4
In this paper, we describe NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic and bootstrapping. NERL shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency and complementary outputs for balanced capacitance load to power-clock. We have designed an 8-bit CLA and inverter chain using 0.6?m CMOS technology and verified that NERL saves energy over ECRL by 2 to 3 times.
Citation:
Chulwoo Kim, Seung-Moon Yoo, Sung-Mo (Steve) Kang, "NMOS Energy Recovery Logic," glsvlsi, pp.310, Ninth Great Lakes Symposium on VLSI, 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||