Ninth Great Lakes Symposium on VLSI A Greedy Router with Technology Targetable Output Ann Arbor, Michigan March 04-March 06 ISBN: 0-7695-0104-4
Our objective was to integrate an effective channel routing algorithmwith the Chip Design Language (CDL) algorithmic layout tool. CDL uses technology targetable layout techniques, so that the output of the routing algorithm can easily be ported to different technologies. We introduce the technology independent features of CDL and describe how a greedy router can be interfaced to it. Specific features of interest include mapping from the grid based router to the gridless CDL environment, and the automatic insertion of CDL feed-through cells in multi-channel applications.
Citation:
R. Balakrishnan, R.F. Hobson, "A Greedy Router with Technology Targetable Output," glsvlsi, pp.252, Ninth Great Lakes Symposium on VLSI, 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||