loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ninth Great Lakes Symposium on VLSI
Design Issues in Synthesis of Reusable Cores
Ann Arbor, Michigan
March 04-March 06
ISBN: 0-7695-0104-4
Rohit Sharma, Texas Instruments Ltd.
C.P. Ravikumar, Indian Institute of Technology
While core-based design is itself a challenging task, it is equally challenging for a core vendor to provide information about a core without compromising on the protection of intellectual property. A number of issues are to be taken into consideration when designing a core. While conventional goals such as minimal area and maximal performance continue to hold, additional constraints such as core testability and power dissipation will have to be considered. Since the vendor of a core does not reveal details about the internals of the core, it is often the responsibility of the vendor to provide the test plan for the core. In this paper, we present our experiences in designing a testable CORDIC core.
Index Terms:
Embedded Cores, Deign Reuse, CORDIC Arithmetic, and Core Testability.
Citation:
Rohit Sharma, C.P. Ravikumar, "Design Issues in Synthesis of Reusable Cores," glsvlsi, pp.144, Ninth Great Lakes Symposium on VLSI, 1999
Usage of this product signifies your acceptance of the Terms of Use.