The Design of Residue Number System Arithmetic Units for A VLSI Adaptive Equalizer

G
GLSVLSI
1998
Great Lakes Symposium on VLSI '98
Abstract - The Design of Residue Number System Arithmetic Units for A VLSI Adaptive Equalizer

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Inseop Lee Articles by W. Kenneth Jenkins

Great Lakes Symposium on VLSI '98

Lafayette, Louisiana

February 19-February 24

ISBN: 0-8186-8409-7

	ASCII Text	x
	Inseop Lee, W. Kenneth Jenkins, "The Design of Residue Number System Arithmetic Units for A VLSI Adaptive Equalizer," Great Lakes Symposium on VLSI, pp. 179, Great Lakes Symposium on VLSI '98, 1998.

	BibTex	x
	@article{ 10.1109/GLSV.1998.665222, author = {Inseop Lee and W. Kenneth Jenkins}, title = {The Design of Residue Number System Arithmetic Units for A VLSI Adaptive Equalizer}, journal ={Great Lakes Symposium on VLSI}, volume = {0}, year = {1998}, issn = {1066-1395}, pages = {179}, doi = {http://doi.ieeecomputersociety.org/10.1109/GLSV.1998.665222}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Great Lakes Symposium on VLSI TI - The Design of Residue Number System Arithmetic Units for A VLSI Adaptive Equalizer SN - 1066-1395 SP EP A1 - Inseop Lee, A1 - W. Kenneth Jenkins, PY - 1998 KW - RNS KW - LMS KW - residue number VL - 0 JA - Great Lakes Symposium on VLSI ER -

Inseop Lee, University of Illinois at Urbana-Champaign

W. Kenneth Jenkins, University of Illinois at Urbana-Champaign

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/GLSV.1998.665222

This paper presents the design details of an experimental ASIC for an all-digital adaptive equalizer. As an adaptive algorithm, LMS algorithm is chosen because of its simplicity. The adaptive equalizer design, which is based on an RNS architecture, consists of an RNS multiplier, an RNS adder, an RNS filter, a binary-to-residue converter, a residue-to-binary converter, and an update algorithm. The design is verified by a high level hardware simulation tool. The designs of all these units are discussed in this paper.

Index Terms:

RNS, LMS, residue number

Citation:

Inseop Lee, W. Kenneth Jenkins, "The Design of Residue Number System Arithmetic Units for A VLSI Adaptive Equalizer," glsvlsi, pp.179, Great Lakes Symposium on VLSI '98, 1998

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.