| | This Article | |
| |
| |
| | Share | |
| |
| |
| | Bibliographic References | |
| |
| |
| | Add to: | |
| |
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
| |
| | Search | |
| |
| |
| | |
7th Great Lakes Symposium on VLSI
An Efficient Paired-net Routing Algorithm for High-speed Bipolar LSIs
Urbana, IL
March 13-March 15
ISBN: 0-8186-7904-2
Citation:
Y. Takei, A. Onozawat, K. Kawaitt, H. Kitazawa, "An Efficient Paired-net Routing Algorithm for High-speed Bipolar LSIs," glsvlsi, pp.2, 7th Great Lakes Symposium on VLSI, 1997