loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
6th Great Lakes Symposium on VLSI
Design and VLSI Implementation of a Unified Synapse-Neuron Architecture
Ames, IA
March 22-March 23
ISBN: 0-8186-7502-0
H. Djahanshahi, University of Windsor
M. Ahmadi, University of Windsor
G.A. Jullien, University of Windsor
W.C. Miller, University of Windsor
We describe the design and VLSI implementation of a unified synapse-neuron architecture for multi-layer neural networks. A new hybrid building block proposed for this purpose is formed by integrating a partial S-shape neural nonlinearity within a Multiplying DAC synapse. MDAC synapse contains modifications to simplify sign-bit circuit. Small analog circuits generate a distributed S-shape neural function by combining quadratic characteristics of four MOS transistors. The proposed modular neural network architecture features design simplicity and scalability, area efficiency, reduced interconnection problem, improved robustness and digital programmability. Based on the proposed scheme, we have considerably increased the synaptic density in the improved version of a programmable optically-coupled neural network.
Citation:
H. Djahanshahi, M. Ahmadi, G.A. Jullien, W.C. Miller, "Design and VLSI Implementation of a Unified Synapse-Neuron Architecture," glsvlsi, pp.0228, 6th Great Lakes Symposium on VLSI, 1996
Usage of this product signifies your acceptance of the Terms of Use.