loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
6th Great Lakes Symposium on VLSI
A Parametrical Architecture for Reed-Solomon Decoders
Ames, IA
March 22-March 23
ISBN: 0-8186-7502-0
Reed-Solomon decoders are digital decoders that use RS detecting and correcting of errors codes. RS codes are widely digused in the transmission and storage of digital information and they are often used in concatenated encoding schemes to obtain great correction capabilities and good robustness to burst errors. In this study, a parametrical approach was chosen for decoder implementation at gate-level, based on the Berlekamp algorithm. This means that the decoder structure depends on two parameters: the bit number used for the symbol representation (m), and the error correction capability (t). The obtained architecture is suitable for a large number of diferent application (including high definition digital TV) and can be quickly synthesised using Synopsys for any required values of m and t.
Citation:
Mariana-Eugenia Petre, Guido Masera, "A Parametrical Architecture for Reed-Solomon Decoders," glsvlsi, pp.81, 6th Great Lakes Symposium on VLSI, 1996
Usage of this product signifies your acceptance of the Terms of Use.