loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
6th Great Lakes Symposium on VLSI
Software Fault Tolerance Using Dynamically Reconfigurable FPGAs
Ames, IA
March 22-March 23
ISBN: 0-8186-7502-0
Kevin Kwiat, Rome Laboratory
Warren Debany, Rome Laboratory
Salim Hariri, Syracuse University
An emerging class of Field-Programmable Gate Arrays (FPGAs) permits partial reconfiguration of the device without disturbing the rest of the array - even while the device is operating. Dynamic device reconfiguration allows novel approaches to the migration of algorithms from software to hardware.New simulation tools are required in order to fully exploit the FPGA's versatility. We demonstrate how FPGA cells can be programmed and reprogrammed to provide a virtual FPGA that is much larger than the physical FPGA. In the context of dependable computing, our FPGA-based approach shows promise of significant performance gains over traditional software-intensive approaches. We apply this capability to the enhancement of software fault tolerance.
Citation:
Kevin Kwiat, Warren Debany, Salim Hariri, "Software Fault Tolerance Using Dynamically Reconfigurable FPGAs," glsvlsi, pp.0039, 6th Great Lakes Symposium on VLSI, 1996
Usage of this product signifies your acceptance of the Terms of Use.