loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04)
Napa, California
April 20-April 23
ISBN: 0-7695-2230-0
ASCII Text
x 
 
Noriaki Suzuki, Shunsuke Kurotaki, Masayasu Suzuki, Naoto Kaneko, Yutaka Yamada, Katsuaki Deguchi, Yohei Hasegawa, Hideharu Amano, Kenichiro Anjo, Masato Motomura, Kazutoshi Wakabayashi, Takeo Toi, Toru Awashima, "Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 328-329, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), 2004.
 
 
BibTex
x
 
@article{ 10.1109/FCCM.2004.42,
author = {Noriaki Suzuki and Shunsuke Kurotaki and Masayasu Suzuki and Naoto Kaneko and Yutaka Yamada and Katsuaki Deguchi and Yohei Hasegawa and Hideharu Amano and Kenichiro Anjo and Masato Motomura and Kazutoshi Wakabayashi and Takeo Toi and Toru Awashima},
title = {Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor},
journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on},
volume = {0},
year = {2004},
isbn = {0-7695-2230-0},
pages = {328-329},
doi = {http://doi.ieeecomputersociety.org/10.1109/FCCM.2004.42},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
TI - Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor
SN - 0-7695-2230-0
SP328
EP329
A1 - Noriaki Suzuki,
A1 - Shunsuke Kurotaki,
A1 - Masayasu Suzuki,
A1 - Naoto Kaneko,
A1 - Yutaka Yamada,
A1 - Katsuaki Deguchi,
A1 - Yohei Hasegawa,
A1 - Hideharu Amano,
A1 - Kenichiro Anjo,
A1 - Masato Motomura,
A1 - Kazutoshi Wakabayashi,
A1 - Takeo Toi,
A1 - Toru Awashima,
PY - 2004
KW - null
VL - 0
JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
ER -
 
Noriaki Suzuki, Keio University, Japan
Shunsuke Kurotaki, Keio University, Japan
Masayasu Suzuki, Keio University, Japan
Naoto Kaneko, Keio University, Japan
Yutaka Yamada, Keio University, Japan
Katsuaki Deguchi, Keio University, Japan
Yohei Hasegawa, Keio University, Japan
Hideharu Amano, Keio University, Japan
Kenichiro Anjo, NEC Electronics, Japan
Masato Motomura, NEC Electronics, Japan
Kazutoshi Wakabayashi, NEC System Devices Research Lab., Japan
Takeo Toi, NEC System Devices Research Lab., Japan
Toru Awashima, NEC System Devices Research Lab., Japan
Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixteen circuit configurations, or contexts, to implement different logic on one single DRP chip. Several stream applications have been implemented on DRP-1, the first prototype chip, and evaluation results are presented. By computing parallelly using the Processing Elements(PEs) and distributed memory modules, DRP-1 out-performed Pentium III/4 and embedded CPU MIPS64 in some stream application examples. We also present programming techniques applicable on reconfigurable processors and discuss their feasibility in boosting system performance.
Citation:
Noriaki Suzuki, Shunsuke Kurotaki, Masayasu Suzuki, Naoto Kaneko, Yutaka Yamada, Katsuaki Deguchi, Yohei Hasegawa, Hideharu Amano, Kenichiro Anjo, Masato Motomura, Kazutoshi Wakabayashi, Takeo Toi, Toru Awashima, "Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor," fccm, pp.328-329, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.