loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04)
Napa, California
April 20-April 23
ISBN: 0-7695-2230-0
Long Bu, University of Connecticut, Storrs, CT
John A. Chandy, University of Connecticut, Storrs, CT
In this paper, we introduce a novel architecture for a hardware based network intrusion detection system (NIDS). Current software-based NIDS are too compute intensive and can not meet the bandwidth requirements of a modern network. Thus, hardware techniques are desired to speed up network processing. This paper introduces a FPGA based keyword match processor that can serve as the core of a hardware based NIDS. The keyword match processor's key feature is a cellular processor architecture that allows content addressable memory (CAM) to process variable sized keys. These CAMs allow us to perform intrusion detection signature lookups at line speed at rates well past 2 Gbps.
Citation:
Long Bu, John A. Chandy, "FPGA Based Network Intrusion Detection using Content Addressable Memories," fccm, pp.316-317, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.