FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Christopher C. Doss Articles by Robert L. Riley, Jr.

12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04)

Napa, California

April 20-April 23

ISBN: 0-7695-2230-0

	ASCII Text	x
	Christopher C. Doss, Robert L. Riley, Jr., "FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 229-238, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), 2004.

	BibTex	x
	@article{ 10.1109/FCCM.2004.38, author = {Christopher C. Doss and Robert L. Riley, Jr.}, title = {FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit}, journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on}, volume = {0}, year = {2004}, isbn = {0-7695-2230-0}, pages = {229-238}, doi = {http://doi.ieeecomputersociety.org/10.1109/FCCM.2004.38}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on TI - FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit SN - 0-7695-2230-0 SP229 EP238 A1 - Christopher C. Doss, A1 - Robert L. Riley, Jr., PY - 2004 KW - null VL - 0 JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on ER -

Christopher C. Doss, North Carolina A & T State University, Greensboro, NC

Robert L. Riley, Jr., Air Force Research Laboratory, Eglin AFB, FL

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FCCM.2004.38

This work explores the feasibility of implementing a floating-point exponentiation unit on reconfigurable computing systems. A table-driven exponentiation unit was implemented using synthesizable VHDL. The project included creating pipelined submodules for implementing basic IEEE-754 single precision operations such as addition, multiplication, and division by 32. These modules were then linked together to form the overall unit. The designs were synthesized, placed and routed. Results indicate that today's FPGAs are well suited for this operation.

Citation:

Christopher C. Doss, Robert L. Riley, Jr., "FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit," fccm, pp.229-238, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), 2004

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.