Compact FPGA-based True and Pseudo Random Number Generators

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by K.H. Tsoi Articles by K.H. Leung Articles by P.H.W. Leong

11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

Napa, California

April 09-April 11

ISBN: 0-7695-1979-2

	ASCII Text	x
	K.H. Tsoi, K.H. Leung, P.H.W. Leong, "Compact FPGA-based True and Pseudo Random Number Generators," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 51, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003.

	BibTex	x
	@article{ 10.1109/FPGA.2003.1227241, author = {K.H. Tsoi and K.H. Leung and P.H.W. Leong}, title = {Compact FPGA-based True and Pseudo Random Number Generators}, journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on}, volume = {0}, year = {2003}, issn = {1082-3409}, pages = {51}, doi = {http://doi.ieeecomputersociety.org/10.1109/FPGA.2003.1227241}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on TI - Compact FPGA-based True and Pseudo Random Number Generators SN - 1082-3409 SP EP A1 - K.H. Tsoi, A1 - K.H. Leung, A1 - P.H.W. Leong, PY - 2003 KW - null VL - 0 JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on ER -

K.H. Tsoi, The Chinese University of Hong Kong

K.H. Leung, The Chinese University of Hong Kong

P.H.W. Leong, The Chinese University of Hong Kong

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.2003.1227241

Two FPGA based implementations of random number generators intended for embedded cryptographic applications are presented. The first is a true random number generator (TRNG) which employs oscillator phase noise, and the second is a bit serial implementation of a Blum Blum Shub (BBS) pseudorandom number generator (PRNG). Both designs are extremely compact and can be implemented on any FPGA or PLD device. They were designed specifically for use as FPGA based cryptographic hardware cores. The TRNG and PRNG were tested using the NIST and Diehard random number test suites.

Citation:

K.H. Tsoi, K.H. Leung, P.H.W. Leong, "Compact FPGA-based True and Pseudo Random Number Generators," fccm, pp.51, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.