loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Napa, California
April 17-April 19
ISBN: 0-7695-0871-5
ASCII Text
x 
 
Euripides Sotiriades, Apostolos Dollas, Peter Athanas, "Hardware-Software Codesign and Parallel Implementation of a Golomb Ruler Derivation Engine," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 227, 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.
 
 
BibTex
x
 
@article{ 10.1109/FPGA.2000.903410,
author = {Euripides Sotiriades and Apostolos Dollas and Peter Athanas},
title = {Hardware-Software Codesign and Parallel Implementation of a Golomb Ruler Derivation Engine},
journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on},
volume = {0},
year = {2000},
issn = {1082-3409},
pages = {227},
doi = {http://doi.ieeecomputersociety.org/10.1109/FPGA.2000.903410},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
TI - Hardware-Software Codesign and Parallel Implementation of a Golomb Ruler Derivation Engine
SN - 1082-3409
SP
EP
A1 - Euripides Sotiriades,
A1 - Apostolos Dollas,
A1 - Peter Athanas,
PY - 2000
KW - Architecture
KW - FPGA
KW - Custom
KW - Golomb Ruler
VL - 0
JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on
ER -
 
Euripides Sotiriades, Technical University of Crete
Apostolos Dollas, Technical University of Crete
Peter Athanas, Virginia Tech
A new architecture for Golomb ruler derivation has been developed so that rulers up to 24 marks can be proven on it. In this architecture, 8-mark stubs that are derived on a personal computer are subsequently processed by the FCCM, called GE2, allowing for parallel processing of as many stubs as are the available FPGAs. Actual runs of the new design have been performed on the TOP parallel FPGA machine at Virginia Tech. This paper presents the design improvements over the original architecture, which include single FPGA implementation, hardware/software codesign, FIFO based I/O, design for parallel execution, and performance results from actual runs.
Index Terms:
Architecture, FPGA, Custom, Golomb Ruler
Citation:
Euripides Sotiriades, Apostolos Dollas, Peter Athanas, "Hardware-Software Codesign and Parallel Implementation of a Golomb Ruler Derivation Engine," fccm, pp.227, 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, 2000
Usage of this product signifies your acceptance of the Terms of Use.