loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Tunable Fault Tolerance for Runtime Reconfigurable Architectures
Napa, California
April 17-April 19
ISBN: 0-7695-0871-5
Steven K. Sinha, Carnegie Mellon University
Peter M. Kamarchik, Carnegie Mellon University
Seth C. Goldstein, Carnegie Mellon University
Fault tolerance is becoming an increasingly important issue, especially in mission-critical applications where data integrity is a paramount concern. Performance, however, remains a large driving force in the market place. Runtime reconfigurable hardware architectures have the power to balance fault tolerance with performance, allowing the amount of fault tolerance to be tuned at run-time. This paper describes a new built-in self-test designed to run on, and take advantage of, runtime reconfigurable architectures, using the PipeRench architecture as a model. In addition, this paper introduces a new metric by which a user can set the desired fault tolerance of a runtime reconfigurable device.
Citation:
Steven K. Sinha, Peter M. Kamarchik, Seth C. Goldstein, "Tunable Fault Tolerance for Runtime Reconfigurable Architectures," fccm, pp.185, 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, 2000
Usage of this product signifies your acceptance of the Terms of Use.