loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration
Napa, California
April 17-April 19
ISBN: 0-7695-0871-5
John Emmert, University of Kentucky
Charles Stroud, University of Kentucky
Brandon Skaggs, University of Kentucky
Miron Abramovici, Bell Labs - Lucent Technologies
In this paper, we present an on-line, multi-level fault tolerant (FT) technique for system functions and applications mapped to partially and dynamically reconfigurable FPGAs. Our method is based on the roving self-testing areas (STARs) fault detection/location strategy presented in [1]. In STARs, the area under test uses partial reconfiguration properties to modify the configuration of the area under test without affecting the configuration of the system function and dynamic reconfiguration properties to allow uninterrupted execution of the system function while reconfiguration takes place. In this paper, we take this one step further. Once a fault (or multiple faults) is detected we dynamically reconfigure the working area application around the fault with no additional system function interruption (other than the interruption when a STAR moves to a new location). We also apply the concept of partially usable blocks to increase fault tolerance. Our method has been successfully implemented and demonstrated on the ORCA 2CA series FPGAs from Lucent Technologies.
Citation:
John Emmert, Charles Stroud, Brandon Skaggs, Miron Abramovici, "Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration," fccm, pp.165, 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, 2000
Usage of this product signifies your acceptance of the Terms of Use.