Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines ICARUS: A Dynamically Reconfigurable Computer Architecture Napa California April 21-April 23 ISBN: 0-7695-0375-6
ICARUS (Image Computing, Automatically Reconfigurable, Unlimited Scale), is an architecture for general purpose parallel computing. The current implementation uses standard FPGAs in novel ways, has no host CPU and differs in many ways from the fixed CPU plus variable FPGA" approach to computing. Different instruction set architectures (ISAs) are loaded automatically during runtime. Two key architectural elements are S-Machines (Symbolic Machines), and T-Machines (Transaction Machines).
Citation:
Michael Baxter, "ICARUS: A Dynamically Reconfigurable Computer Architecture," fccm, pp.278, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||