Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines Accelerating Run-Time Reconfiguration on FCCMs Napa California April 21-April 23 ISBN: 0-7695-0375-6
The paper describes the implementation of the arithmetic operations of multiplication, division and square root on a Xilinx XC6200 FPGA. By using a design approach to enhance similarities across circuits, partial reconfiguration has been used to allow reductions in reconfiguration times of up to 75% on trials using the VCC HOTWorks board.
Citation:
J-P Heron, R.F. Woods, "Accelerating Run-Time Reconfiguration on FCCMs," fccm, pp.260, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 1999 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||