HW/SW Co-Simulation of Target C++ Applications and Synthesizable HDL with Performance Estimation

	This Article
	Subscribers, please Login Purchase article: $19 PDF RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Gregor Polan?ek Articles by Andrej ?emva Articles by Andrej Trost

25th Euromicro Conference (EUROMICRO '99)-Volume 1

Milan, Italy

September 08-September 10

ISBN: 0-7695-0321-7

	ASCII Text	x
	Gregor Polan?ek, Andrej ?emva, Andrej Trost, "HW/SW Co-Simulation of Target C++ Applications and Synthesizable HDL with Performance Estimation," EUROMICRO Conference, vol. 1, pp. 1468, 25th Euromicro Conference (EUROMICRO '99)-Volume 1, 1999.

	BibTex	x
	@article{ 10.1109/EUROMICRO.1999.10007, author = {Gregor Polan?ek and Andrej ?emva and Andrej Trost}, title = {HW/SW Co-Simulation of Target C++ Applications and Synthesizable HDL with Performance Estimation}, journal ={EUROMICRO Conference}, volume = {1}, year = {1999}, isbn = {0-7695-0321-7}, pages = {1468}, doi = {http://doi.ieeecomputersociety.org/10.1109/EUROMICRO.1999.10007}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - EUROMICRO Conference TI - HW/SW Co-Simulation of Target C++ Applications and Synthesizable HDL with Performance Estimation SN - 0-7695-0321-7 SP EP A1 - Gregor Polan?ek, A1 - Andrej ?emva, A1 - Andrej Trost, PY - 1999 VL - 1 JA - EUROMICRO Conference ER -

Gregor Polan?ek, IskraTEL

Andrej ?emva, University of Ljubljana

Andrej Trost, University of Ljubljana

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EUROMICRO.1999.10007

In this paper, we present an environment for synthesis and simulation of the industrial digital system composed of the target microprocessor, memory and hardware devices. We use C++ for coding the program for the target microprocessor and VHDL for describing the operations in hardware. The presented system combines C++ compiler and VHDL tools for simulating the design. The applicability of the environment for performance estimation of the designed digital system is demonstrated.

Citation:

Gregor Polan?ek, Andrej ?emva, Andrej Trost, "HW/SW Co-Simulation of Target C++ Applications and Synthesizable HDL with Performance Estimation," euromicro, vol. 1, pp.1468, 25th Euromicro Conference (EUROMICRO '99)-Volume 1, 1999

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.