25th Euromicro Conference (EUROMICRO '99)-Volume 1
The X-MatchLITE FPGA-Based Data Compressor
Milan, Italy
September 08-September 10
ISBN: 0-7695-0321-7
This paper introduces a hardware amenable algorithm for lossless data compression and a highly integrable architecture which enables Gbit/s compression using contemporary ASIC technology. An FPGA prototype of the architecture is presented. A comparison between this prototype and the full version of the system is made together with the details of the engineering decisions needed to successfully realize an ASIC compressor in FPGA technology.
Citation:
José Luis Núñez, Claudia Feregrino, Simon Jones, Stephen Bateman, "The X-MatchLITE FPGA-Based Data Compressor," euromicro, vol. 1, pp.1126, 25th Euromicro Conference (EUROMICRO '99)-Volume 1, 1999