loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
25th Euromicro Conference (EUROMICRO '99)-Volume 1
Design Space Exploration in System Level Synthesis under Memory Constraints
Milan, Italy
September 08-September 10
ISBN: 0-7695-0321-7
Radoslaw Szymanek, Link?ping University
Krzysztof Kuchcinski, Link?ping University
This paper addresses the problem of component selection, task assignment and task scheduling for distributed embedded computer systems. Such systems have a large number of constraints of different nature, such as cost, execution time, memory capacity and limitations on resource usage. Previous approaches have concentrated on a specific class of requirements and thus they limit number of constraints which can be handled in the design process. This results very often in non-feasible or too expensive solutions.The system presented in this paper CLASS (Constraint Logic based System Synthesis) makes it possible to impose different design constraints and thus model the design more realistically. It is also efficient in finding good solutions or, in some cases, optimal solutions for even nontrivial problems.
Citation:
Radoslaw Szymanek, Krzysztof Kuchcinski, "Design Space Exploration in System Level Synthesis under Memory Constraints," euromicro, vol. 1, pp.1029, 25th Euromicro Conference (EUROMICRO '99)-Volume 1, 1999
Usage of this product signifies your acceptance of the Terms of Use.