Modified Approach to Automata State Encoding for LUT FPGA Implementation

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by I. Lemberski

24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98)

Västerås, Sweden

August 25-August 27

ISBN: 0-8186-8646-4

	ASCII Text	x
	I. Lemberski, "Modified Approach to Automata State Encoding for LUT FPGA Implementation," EUROMICRO Conference, vol. 1, pp. 10196, 24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98), 1998.

	BibTex	x
	@article{ 10.1109/EURMIC.1998.711798, author = {I. Lemberski}, title = {Modified Approach to Automata State Encoding for LUT FPGA Implementation}, journal ={EUROMICRO Conference}, volume = {1}, year = {1998}, issn = {1089-6503}, pages = {10196}, doi = {http://doi.ieeecomputersociety.org/10.1109/EURMIC.1998.711798}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - EUROMICRO Conference TI - Modified Approach to Automata State Encoding for LUT FPGA Implementation SN - 1089-6503 SP EP A1 - I. Lemberski, PY - 1998 KW - null VL - 1 JA - EUROMICRO Conference ER -

I. Lemberski, Riga Aviation University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EURMIC.1998.711798

In [2], support-based encoding method was offered. It bases on a seed encoding [11] and step-to-step merging state variables to minimize sequential logic summary support.

The main draw back of the encoding procedure is (re-) computing summary support after merging each pair of state variables. It increases CPU time significantly.

In this paper, simplified procedure of support computation (more fast but less accurate) is developed.

Modified state encoding method is offered where procedure [2] of support computation and simplified one are combined as follows: procedure [2] is called after merging given number of state variable pairs or after reducing encoding length twice; in the intermediate steps, simplified procedure is called.

Our approach reduces CPU time and increases dimention of FSMs that can be processed by the encoding procedure.

The method was tested and the result compared with ones obtained by encoding procedures JEDI, NOVA, LAX [1, 6, 10].

Citation:

I. Lemberski, "Modified Approach to Automata State Encoding for LUT FPGA Implementation," euromicro, vol. 1, pp.10196, 24 th. EUROMICRO Conference Volume 1 (EUROMICRO'98), 1998

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.