Implementation of Processor Cells for Array Algorithms on FPGAs

E
EUROMICRO
1996
Proceedings of the 22nd EUROMICRO Conference
Abstract - Implementation of Processor Cells for Array Algorithms on FPGAs

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by I. Vassanyi Articles by I. Erenyi

Proceedings of the 22nd EUROMICRO Conference

Prague, Czech Republic

September 02-September 05

ISBN: 0-8186-7487-3

	ASCII Text	x
	I. Vassanyi, I. Erenyi, "Implementation of Processor Cells for Array Algorithms on FPGAs," EUROMICRO Conference, pp. 0046, Proceedings of the 22nd EUROMICRO Conference, 1996.

	BibTex	x
	@article{ 10.1109/EURMIC.1996.546364, author = {I. Vassanyi and I. Erenyi}, title = {Implementation of Processor Cells for Array Algorithms on FPGAs}, journal ={EUROMICRO Conference}, volume = {0}, year = {1996}, isbn = {0-8186-7487-3}, pages = {0046}, doi = {http://doi.ieeecomputersociety.org/10.1109/EURMIC.1996.546364}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - EUROMICRO Conference TI - Implementation of Processor Cells for Array Algorithms on FPGAs SN - 0-8186-7487-3 SP EP A1 - I. Vassanyi, A1 - I. Erenyi, PY - 1996 KW - field programmable gate arrays; FPGA; array algorithms; processor cells; fine-grain array architectures; processor arrays; cellular image processing algorithms; placement-routing tool VL - 0 JA - EUROMICRO Conference ER -

I. Vassanyi, KFKI Res. Inst. for Meas. & Comput. Tech., Budapest, Hungary

I. Erenyi, KFKI Res. Inst. for Meas. & Comput. Tech., Budapest, Hungary

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EURMIC.1996.546364

Abstract: Recent advances in FPGA technology offer a suitable environment for massively parallel, fine-grain array architectures. The paper gives geometric criteria for an optimal "jigsaw tessellated" processor cell, and cost function for cell placement. The paper demonstrates the use of FPGA-based processor arrays by the implementation results of two cellular image processing algorithms. The outlined concepts are being implemented in a placement-routing tool.

Index Terms:

field programmable gate arrays; FPGA; array algorithms; processor cells; fine-grain array architectures; processor arrays; cellular image processing algorithms; placement-routing tool

Citation:

I. Vassanyi, I. Erenyi, "Implementation of Processor Cells for Array Algorithms on FPGAs," euromicro, pp.0046, Proceedings of the 22nd EUROMICRO Conference, 1996

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.