A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Jorg Langeheine Articles by Joachim Becker Articles by Simon Foiling Articles by Karlheinz Meier Articles by Johannes Schemmel

The Third NASA/DoD Workshop on Evolvable Hardware

Long Beach, Cailfornia

July 12-July 14

ISBN: 0-7695-1180-5

	ASCII Text	x
	Jorg Langeheine, Joachim Becker, Simon Foiling, Karlheinz Meier, Johannes Schemmel, "A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits," Evolvable Hardware, NASA/DoD Conference on, pp. 0172, The Third NASA/DoD Workshop on Evolvable Hardware, 2001.

	BibTex	x
	@article{ 10.1109/EH.2001.937959, author = {Jorg Langeheine and Joachim Becker and Simon Foiling and Karlheinz Meier and Johannes Schemmel}, title = {A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits}, journal ={Evolvable Hardware, NASA/DoD Conference on}, volume = {0}, year = {2001}, isbn = {0-7695-1180-5}, pages = {0172}, doi = {http://doi.ieeecomputersociety.org/10.1109/EH.2001.937959}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Evolvable Hardware, NASA/DoD Conference on TI - A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits SN - 0-7695-1180-5 SP EP A1 - Jorg Langeheine, A1 - Joachim Becker, A1 - Simon Foiling, A1 - Karlheinz Meier, A1 - Johannes Schemmel, PY - 2001 VL - 0 JA - Evolvable Hardware, NASA/DoD Conference on ER -

Jorg Langeheine, Heidelberg University

Joachim Becker, Heidelberg University

Simon Foiling, Heidelberg University

Karlheinz Meier, Heidelberg University

Johannes Schemmel, Heidelberg University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EH.2001.937959

Abstract: This paper describes and discusses an intrinsic approach to hardware evolution of analog electronic circuits using a Field Programmable Transistor Array (FPTA). The FPTA is fabricated in a 0.6 μ.m CMOS process and consists of 16 x 16 transistor cells. The chip allows to configure the gate geometry as well as the connectivity of each of the 256 transistors. Evolutionary algorithms are to be run on a commercial PC to produce the new circuit configurations that are downloaded to the chip via a PCI card. In contrast to extrinsic hardware evolution all environmental conditions present on the device under test have to be taken into account by the evolutionary algorithm. Thus a selection pressure is raised towards solutions that actually work on real dice.

Citation:

Jorg Langeheine, Joachim Becker, Simon Foiling, Karlheinz Meier, Johannes Schemmel, "A Cmos Fpta Chip For Intrinsic Hardware Evolution Of Analog Electronic Circuits," eh, pp.0172, The Third NASA/DoD Workshop on Evolvable Hardware, 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.