loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The First NASA/DOD Workshop on Evolvable Hardware
On-Line Evolution of FPGA-Based Circuits: A Case Study on Hash Functions
Pasadena, California
July 19-July 21
ISBN: 0-7695-0256-3
Ernesto Damiani, Universit? degli Studi di Milano
Andrea G. B. Tettamanzi, Universit? degli Studi di Milano
Valentino Liberali, Universit? degli Studi di Pavia
An evolutionary algorithm is used to evolve a digital circuit which computes a simple hash function mapping a 16- bit address space into an 8-bit one. The target technology is FPGA, where the search space of the algorithm is made of the combinational functions computed by cells and of the interconnections among cells. An experimental study is carried out to determine the best set of parameters for on-line execution. It is observed that small population size leads to more effective results when short execution time is required. An application of the evolutionary approach presented in the paper for on-line tuning of the function during cache memory operation is also discussed.
Citation:
Ernesto Damiani, Andrea G. B. Tettamanzi, Valentino Liberali, "On-Line Evolution of FPGA-Based Circuits: A Case Study on Hash Functions," eh, pp.26, The First NASA/DOD Workshop on Evolvable Hardware, 1999
Usage of this product signifies your acceptance of the Terms of Use.