loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2004 International Conference on Dependable Systems and Networks (DSN'04)
The Recursive NanoBox Processor Grid: A Reliable System Architecture for Unreliable Nanotechnology Devices
Florence, Italy
June 28-July 01
ISBN: 0-7695-2052-9
A. J. KleinOsowski, University of Minnesota, Minneapolis
Kevin KleinOsowski, University of Minnesota, Minneapolis
Vijay Rangarajan, University of Minnesota, Minneapolis
Priyadarshini Ranganath, University of Minnesota, Minneapolis
David J. Lilja, University of Minnesota, Minneapolis
Advanced molecular nanotechnology devices are expected to have exceedingly high transient fault rates and large numbers of inherent device defects compared to conventional CMOS devices. We introduce the Recursive NanoBox Processor Grid as an application specific, fault-tolerant, parallel computing system designed for fabrication with unreliable nanotechnology devices. In this initial study we construct VHDL models of the NanoBox Processor cell ALU and evaluate the effectiveness of our recursive fault masking approach in the presence of random transient errors. Our analysis shows that the ALU can calculate correctly 100 percent of the time with raw FIT (failures in time) rates as high as 10{23}. We achieve this error correction with an area overhead on the order of 9x, which is quite reasonable given the high integration densities expected with nanodevices.
Index Terms:
nanotechnology, architecture, fault-masking, fault-injection, VLSI
Citation:
A. J. KleinOsowski, Kevin KleinOsowski, Vijay Rangarajan, Priyadarshini Ranganath, David J. Lilja, "The Recursive NanoBox Processor Grid: A Reliable System Architecture for Unreliable Nanotechnology Devices," dsn, pp.167, 2004 International Conference on Dependable Systems and Networks (DSN'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.