2004 International Conference on Dependable Systems and Networks (DSN'04)
Tolerating Hard Faults in Microprocessor Array Structures
Florence, Italy
June 28-July 01
ISBN: 0-7695-2052-9
In this paper, we present a hardware technique, called Self-Repairing Array Structures (SRAS), for masking hard faults in microprocessor array structures, such as the reorder buffer and branch history table. SRAS masks errors that could otherwise lead to slow system recoveries. To detect row errors, every write to a row is mirrored to a dedicated "check row." We then read out both the written row and check row and compare their results. To correct errors, SRAS maps out faulty array rows with a level of indirection.
Citation:
Fred A. Bower, Paul G. Shealy, Sule Ozev, Daniel J. Sorin, "Tolerating Hard Faults in Microprocessor Array Structures," dsn, pp.51, 2004 International Conference on Dependable Systems and Networks (DSN'04), 2004