loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2003 International Conference on Dependable Systems and Networks (DSN'03)
A Combinatorial Method for the Evaluation of Yield of Fault-Tolerant Systems-on-Chip
San Francisco, California
June 22-June 25
ISBN: 0-7695-1952-0
Doru P. Munteanu, Military Technical Academy
Víctor Suñé, Universitat Politècnica de Catalunya
Rosa Rodríguez-Montañés, Universitat Politècnica de Catalunya
Juan A. Carrasco, Universitat Politècnica de Catalunya
In this paper we develop a combinatorial method for the evaluation of yield of fault-tolerant systems-on-chip. The method assumes that defects are produced according to a model in which defects are lethal and affect given components of the system following a distribution common to all defects. The distribution of the number of defects is arbitrary. The method is based on the formulation of the yield as 1 minus the probability that a given boolean function with multiple-valued variables has value 1. That probability is computed by analyzing a ROMDD (reduced ordered multiple-valuedecision diagram) representation of the function. For efficiency reasons, we first build a coded ROBDD (reduced ordered binary decision diagram) representation of the function and then transform that coded ROBDD into the ROMDD required by the method. We present numerical experiments showing that the method is able to cope with quite large systems in moderate CPU times.
Citation:
Doru P. Munteanu, Víctor Suñé, Rosa Rodríguez-Montañés, Juan A. Carrasco, "A Combinatorial Method for the Evaluation of Yield of Fault-Tolerant Systems-on-Chip," dsn, pp.563, 2003 International Conference on Dependable Systems and Networks (DSN'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.